VHDL - Wikipedia
Using Entity, Architecture and Library in VHDL Designs
8. Visual verifications of designs — FPGA designs with VHDL documentation
Verilog Johnson Counter - javatpoint
VHDL Code for 4-bit Ring Counter and Johnson Counter
VHDL Primer
verilog - Asynchronous Down Counter using D Flip Flops - Electrical Engineering Stack Exchange
asynchronous-counter | Sequential Logic Circuits || Electronics Tutorial
VHDL Code for 4-bit binary counter
VHDL code for synchronous counters: Up, down, up-down (Behavioral)
Behavioral Modeling of Sequential Logic | SpringerLink
8 ways to create a shift register in VHDL - VHDLwhiz
VHDL code for synchronous counters: Up, down, up-down (Behavioral)
Module 5 – Sequential Logic Design with VHDL - ppt video online download
How to design a circuit for a 2-bit up-down counter using a generic design approach - Quora
vhdl - How should a counter with R-S flip-flops look? - Electrical Engineering Stack Exchange
VHDL code for counters with testbench - FPGA4student.com
VHDL Tutorial 16: Design a D flip-flop using VHDL
VHDL code for synchronous counters: Up, down, up-down (Behavioral)
2 bit up 4 bit counter with D flip flops - VHDL - Stack Overflow
VHDL - Generate Statement
Design of BCD Counter using Behavior Modeling Style. (VHDL Code) ~ VHDL Programming
fpga4fun.com - Counters 4 - The carry chain
VHDL code for D Flip Flop - FPGA4student.com
